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Abstract—Multiple rail phase encoding communication proto-
col has several unexploited advantages over traditional encodings.
The main impediment to its use is the absence of practical and
scalable implementations of controllers for phase encoded data
transmission.
The paper shows that phase encoding controllers belong to
a wide class of circuits which convert combinatorial codes to
partial orders of events and vice versa. The conventional methods
of control logic synthesis are not directly applicable to this class
due to the combinatorial explosion of the controllers specification.
The Conditional Partial Order Graph model introduced recently
is inherently suitable for specification and synthesis of these
controllers as demonstrated in this work.
The main focus of the paper is generation of robust and
scalable area-efficient circuits for multiple rail phase encoders,
decoders and repeaters. However, the proposed methodology can
be applied to the larger class of controllers operating in the same
code-to-sequence mode, e.g. CPU controllers, NoC routers etc.
I. INTRODUCTION
The design of the on-chip interconnect fabric is a crucial
part of the design of large complex Systems-on-Chip (SoCs).
The many-layered set of design requirements imposed by
the ever-increasing performance constraints, coupled with the
difficult task of ensuring timing closure in newer technology
nodes, require the identification of fast, reliable and scalable
data/control signalling techniques. Networks-on-Chip (NoCs)
are one such method, responding to the need of modularity
and scalability, and also adaptability: the network can be
designed a priori, freeing the designer team from the task
of designing ad-hoc solutions for their designs. Mentioning
layers in the preceding text is in the context of NoC: these
are typically designed using a layered approach (see, for
instance, [1]), which identify and separate the requirements
and characteristics of physical communication, node-to-node
interaction all the way to application-specific requirements.
The physical layer of a NoC, and more generally on-chip
signalling, is the underlying motivation of this paper.
D’Alessandro et al. in [5] introduced the concept of phase
encoding for on-chip signalling, where the information is en-
coded into the sequence of events over a number of lines: this
provides a way to concentrate information into symbols more
than by using binary encoding, with the added advantage of
reliability to single-event upsets [4], [6]. However, the previous
work does not describe a satisfactory method to generate
encoders and decoders for this communication scheme: the
structures described are limited to small number of wires
(rails), and the scalability of these controllers (in terms of logic
per number of wires in the channel) is not clearly described.
While conventional control logic specification and synthesis
methods based on Petri Nets/Signal Transition Graphs [3], [16]
or on Burst-Mode Finite State Machines [13] have certain
advantages, they cannot be directly applied to the problem
of phase encoders circuitry synthesis as shown in [11]. In
particular, the size of the specification of matrix phase encoder
(see Section V-B) is exponential w.r.t. the number of output
rails in these models. To overcome this, the paper defines and
solves the problem of specification and synthesis of multiple
rail phase encoding circuits using the model of Conditional
Partial Order Graphs (CPOGs) which was recently introduced
in [11], providing efficient gate-level implementations for the
circuits. The detailed formal definitions of the CPOG algebraic
structures and proofs of the theorems used in this paper can
be found in [10].
The paper is organised as follows. Section II provides a
short overview of the phase encoding protocol. Sections III
and IV introduce Conditional Partial Order Graph model and
the general synthesis method of CPOGs. The application of
the method to synthesis of the phase encoding controllers is
presented in Sections V through VII. An example of the speed-
independent [12] controller synthesis within the presented
methodology is studied in Section VIII. It is followed with
the benchmarks discussion and conclusions in Section IX.
II. PHASE ENCODING ESSENTIALS
The phase encoding protocol was introduced by
D’Alessandro et al in [5]. The initial idea was to encode
an information bit into the phase difference between two
switching signals. The idea was further extended into the
multiple rail phase encoding [6] which uses several wires
for communication and data is encoded in the order of
occurrence of transitions on the communication lines. Fig. 1
shows an example of a data packet transmission over a 4-wire
phase encoding communication channel. The order of rising
signals on wires {a, b, c, d} indicates that permutation
abdc is being sent. In total it is possible to send n! different
permutations over an n-wire channel. This makes the multiple
rail phase encoding protocol very attractive for its information
efficiency. Note also that phase encoding belongs to a class
of self-synchronous (cf. mesochronous [7]) protocols, where
the validity of data (i.e. clocking) is transmitted together with
the data itself – no wire is dedicated for the clock signal.
a
b
c
d
Figure 1. Data symbol in multiple rail phase encoding channel
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Figure 2. Phase encoding communication circuitry (numbers of wires are
shown beside communication channels; implementation of functional units
that are drawn tinted is covered in the paper; rounded rectangles represent
different data encodings)
Table I contains several important characteristics of multiple
rail phase encoding protocol. The amount of information that
can be sent in a symbol over an n-wire channel grows faster
than linearly. This is due to the fact that
log2(n!) =
n∑
k=1
log2 k ≈
nˆ
1
log2 xdx =
= x(log2 x− ln 2)|n1 = Θ(n log2 n)
To exploit these attractive asymptotic characteristics of the
protocol it is necessary to have a scalable approach for the
design of controllers for large numbers of wires, however,
the existing implementations of multiple rail phase encoding
circuitry are area inefficient and usually designed by hand
for a particular number of wires. This work presents a set
of techniques for generating circuits for multiple rail phase
encoding senders/receivers/repeaters.
Fig. 2 shows the overall phase encoding communication
circuitry. Rectangular boxes represent functional units for
conversion between different data encodings. The paper covers
implementation of the units in the tinted boxes. Note that all
of the target controllers convert data between two conceptually
different information domains. The first one corresponds to the
combinatorial data encoding, e.g. binary or m-of-n encoded
data symbols. The second domain is comprised of sequences
of events ordered in time, and these orders (in general, partial
orders [9]) correspond to data symbols in the same way
as different STGs correspond to different signal transition
scenarios. Conditional Partial Order Graphs [11] are capable of
specifying such controllers without the explicit representation
of all the contained behavioural scenarios and thus avoiding
the combinatorial explosion of the specification.
The methods presented in this paper can be applied whe-
never a controller has to react to different control codes
by initiating different event sequences. The most natural
Table I
PHASE ENCODING PROTOCOL CHARACTERISTICS
number of number of bits per bits per transitions
wires permutations data symbol wire/time slot per bit
2 2 1 1/2 2
3 6 2 2/3 3/2
4 24 4 1 1
5 120 6 6/5 5/6
6 720 9 3/2 2/3
n (asymptotic) n! Θ(n log2 n) Θ(log2 n) Θ(
1
log2 n
)
examples include: CPU instruction decoders, which receive
an instruction code and activate a set of data path operational
units (adders, multipliers etc.) in a proper partial order; and
NoC routers, which receive a routing code (source/destination
address) and perform a set of routing procedures in the
requested sequence.
III. CONDITIONAL PARTIAL ORDER GRAPHS
Conditional Partial Order Graph (further called CPOG or
graph for short) is a quintuple H(V, E, X, ρ, φ) where:
• V is a set of vertices corresponding to the events in the
modelled system. V defines the system’s event domain.
• E ⊆ V × V is a set of ordered pairs of vertices, or arcs,
representing the dependencies between the events.
• Control vector X is a finite set of Boolean variables (also
called control variables or signals).
• ρ ∈ F(X) is a restriction function, where F(X) is the
set of all Boolean functions over the control variables
in X . ρ defines the operational domain of the graph:
control vector X is allowed to have only those values
(x1, x2, ..., x|X|) ∈ {0, 1}|X| which satisfy the
restriction function: ρ(x1, x2, ..., x|X|) = 1. Graph is
called singular iff its operational domain is empty i.e.
function ρ is a contradiction: ρ = 0.
• Function φ : (V ∪ E) → F(X) assigns a Boolean
condition φ(z) ∈ F(X) to every vertex and arc z ∈ V ∪E
in the graph. Let us also define φ(z) = 0 for z /∈ V ∪E
in order to simplify some of the further computations.
Conditional Partial Order Graphs are represented graphically
by drawing a labelled circle for every vertex v ∈ V , and
drawing a labelled arrow for every arc e ∈ E. Label of
a vertex v ∈ V consists of the vertex name, semicolon and the
vertex condition φ(v), while every arc e ∈ E is labelled with
the corresponding arc condition φ(e). The restriction function
ρ is depicted in a box next to the graph; control vector X can
therefore be observed as the parameters of ρ.
Fig. 3(a) shows an example of a graph containing |V | = 5
vertices and |E| = 7 arcs. The restriction function is ρ(x) = 1,
and the control vector consists of a single variable X = {x}.
Vertices {a, b, d} have constant φ = 1 conditions and are
called unconditional, while vertices {c, e} are conditional and
have conditions φ(c) = x and φ(e) = x respectively. Arcs also
fall into two classes: unconditional (arc (c, d)) and conditional
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(b) Simplified notation
Figure 3. Graphical representation of conditional partial order graphs
(all the rest). As CPOGs tend to have many unconditional
vertices and arcs it is reasonable to use a simplified notation
in which conditions equal to 1 are not depicted in the graph.
This is demonstrated in Fig. 3(b).
The purpose of the vertex and arc conditions is to ‘switch
off’ some of the vertices and arcs in the graph according to the
control variables. This makes CPOGs capable of containing
multiple projections (cf. definition in Subsection III-A), as
shown in Fig. 4. The leftmost projection is obtained by keeping
in the graph only those vertices and arcs whose conditions
evaluate to Boolean 1 after substitution of the control variable
x with Boolean 1. Hence, vertex e disappears (denoted as
a dashed circle ), because its condition evaluates to 0:
φ(e) = x = 1 = 0. Arcs {(a, d), (a, e), (b, d), (b, e)}
disappear for the same reason (denoted as dashed arrows
). The rightmost projection is obtained in the same way
with the only difference that the control variable x is set to 0.
Note also that although the condition of arc (c, d) evaluates
to 1 (in fact it is constant 1) the arc is still excluded from
the resultant graph because one of the vertices it connects
(vertex c) is excluded and obviously an arc cannot appear in a
graph without one of its vertices. The restriction function of the
graph does not affect anything in this particular case because
it evaluates to 1 for both possible control vector assignments
(x = 1 and x = 0): ρ(0) = ρ(1) = 1.
Each of the obtained projections can be treated as a di-
rected graph which specifies a partial order [9] of events
in a particular behavioural scenario of the modelled system
(see [10], [11] for more examples). Potentially, a CPOG
H(V, E, X, ρ, φ) can specify an exponential number of
different scenarios comprised of events in V according to one
of 2|X| different possible assignments of control variables X .
A. Projections
A projection of graph H(V, E, X, ρ, φ) under constraint
x = α (where x ∈ X , α ∈ {0, 1}) is denoted as H|x=α and
is equal to graph H ′(V, E, X \ {x}, ρ|x=α, φ|x=α) where
notations ρ|x=α and φ|x=α mean that variable x is substituted
with constant Boolean value α in ρ and all functions φ(z), z ∈
V ∪ E, hence ρ|x=α and φ|x=α(z) belong to F(X\{x}).
Projection is a commutative operation i.e. (H|x=α)|y=β =
(H|y=β)|x=α so the following short notation can be used
without any ambiguity: H|x=α, y=β .
A complete projection of graph H is such a projection that
a
d
b
c: x e: x_
x 
x 
x _
x _
x _
x _
ρ(x)=1 
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Figure 4. Multiple projections contained within a single CPOG
all the variables in X are constrained to constants. It is denoted
as H|ψ where ψ : X → {0, 1} is an assignment function (or
encoding) that assigns a Boolean value to every variable in X .
Complete projection is a graph whose restriction function and
vertex/arc conditions are only Boolean constants ρ|ψ and φ|ψ
(either 0 or 1), and control signals set is empty: X = ∅.
A (complete) projection is called singular iff the resultant
graph is singular.
Given a non-singular complete projection H(V, E, ∅, 1, φ)
operation G = dg H generates directed graph [9] G(VG, EG)
such that{
VG = {v ∈ V, φ(v) = 1}
EG = {e = (a, b) ∈ E, φ(a)φ(b)φ(e) = 1}
In other words G includes only those vertices and arcs
whose conditions in H are constant 1. Note, that exclusion
of a vertex also leads to exclusion of all its adjacent arcs. The
inverse operation is H ′ = dg−1 G. Here H ′(V, E, X, ρ, φ)
is defined in terms of G(VG, EG) as follows: V = VG,
E = EG, X = ∅, ρ = 1 and φ(z) = 1, z ∈ V ∪ E. Note,
that dg−1 is a right inverse operation i.e. dg(dg−1 G) = G
but dg−1(dg H) is not necessarily equal to H . This is
demonstrated in Fig. 5 which shows an example of complete
projection H (Fig. 5(a)), its conversion into directed graph
G = dg H (Fig. 5(b)), and complete projection H ′ = dg−1 G
(Fig. 5(c)). One can see, that H 6= H ′ but both dg H and
dg H ′ are the same and equal to G.
a: 1
d: 1
b: 1
c: 0 e: 1
1
1
1
1
0
0
1
ρ=1 
(a) Complete projection H
a
d
b
e
(b) G = dg H
a: 1
d: 1
b: 1
e: 1
1
1
1
1
ρ=1 
(c) H′ = dg−1 G
Figure 5. Operation dg and its inverse
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(b) Graph with two control variables (10 literals)
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(c) No redundant conditional arcs (2 literals)
Figure 6. Three equivalent graphs
A complete projection H|ψ is called valid iff it is not
singular and its corresponding directed graph dg H|ψ is
acyclic (DAG). Hence, an assignment function ψ is called
valid w.r.t. graph H iff complete projection H|ψ is valid.
Graph H(V, E, X, ρ, φ) is well-formed iff its every non-
singular complete projection H|ψ is valid. In other words,
every complete projection H|ψ which is allowed by the
restriction function (ρ|ψ = 1) must produce DAG dg H|ψ .
Let the set of all well-formed CPOGs be denoted as W .
Given a DAG G(VG, EG) operation P = po G generates
a strict partial order [9] P (VG, ≺) such that a ≺ b iff G
contains an oriented path between vertices a, b ∈ VG. The
(right) inverse operation is po−1: G = po−1 P .
Using operations dg and po it is possible to write equations
operating over CPOGs, DAGs and partial orders, e.g. the
partial order defined by the rightmost projection of graph H
in Fig. 4 can be denoted as po(dg H|x=0):
po(dg H|x=0) =
{
VG = {a, b, d, e}
≺= {a ≺ d, b ≺ d, a ≺ e, b ≺ e}
The set of all partial orders defined by a well-formed graph
H is denoted as P(H) and is formally defined as:
P(H) df= {P = po(dg H|ψ), ρ|ψ = 1}
The set of all partial orders defined by graph in Fig. 4 is
P(H) = {P1, P2} = {po(dg H|x=0), po(dg H|x=1)}
This definition provides the background for a natural equi-
valence relation [9] ∼ over the set of well-formed graphs W .
Graphs H1 ∈ W and H2 ∈ W are called equivalent (denoted
as H1 ∼ H2) iff they define the same set of partial orders:
(H1 ∼ H2) df= P(H1) = P(H2)
Fig. 6 shows three equivalent graphs Ha ∼ Hb ∼ Hc. Graph
Ha in Fig. 6(a) is taken from the previous example. Fig. 6(b)
shows graph Hb with the modified control set. It contains two
control variables X = {x, y} which are restricted in the one
hot encoding manner: only encodings (0, 1) and (1, 0) are
allowed with the restriction function ρ(x, y) = x⊕ y. Graph
Hc in Fig. 6(c) does not contain any arc conditions (which are
in fact redundant) and it also has inverted encodings compared
to Ha. In spite of the seeming difference between the three
graphs, they are equivalent as they define the same set of two
partial orders P(Ha) = P(Hb) = P(Hc) = {P1, P2}:
P1 = po(dg Ha|x=0) = po(dg Hb| x=0
y=1
) = po(dg Hc|x=1)
P2 = po(dg Ha|x=1) = po(dg Hb| x=1
y=0
) = po(dg Hc|x=0)
It is useful to introduce a measure of complexity of graphs in
order to be able to compare them within the same equivalence
class. For instance, graph Hc in Fig. 6 has the simpler
description in comparison with graphs Ha and Hb and is
preferred in most cases.
The complexity (or size) C(H) of graph H(V, E, X, ρ, φ)
is measured in the number of literals contained in the restric-
tion function ρ and conditions φ(z), z ∈ V ∪ E:
C(H) df= C(ρ) +
∑
v∈V
C(φ(v)) +
∑
e∈E
C(φ(e))
where C(f), f ∈ F(X) denotes the literal count [17] of
a Boolean function f . Looking at graphs in Fig. 6 one can
see that C(Ha) = 0 + 2 + 6 = 8, C(Hb) = 2 + 2 + 6 = 10,
and C(Hc) = 0 + 2 + 0 = 2. So, graph Hc can be called
optimal in this context. Methods for graphs size optimisation
are addressed in [11].
Two well-formed graphs H1 and H2 are said to be in conflict
w.r.t. their restriction functions ρ1 and ρ2 iff ρ1ρ2 6= 0. A
conflict implies the existence of an encoding ψ such that both
the restriction functions are satisfied: ρ1|ψ = ρ2|ψ = 1. This
leads to an ambiguity in some cases (e.g. in case of graph
addition introduced in Subsection III-B), when two graphs
describe different behaviour under the same encoding ψ.
B. Addition
The result of addition of graphs H1(V1, E1, X1, ρ1, φ1)
and H2(V2, E2, X2, ρ2, φ2) is graph H(V1 ∪ V2, E1 ∪
E2, X1 ∪X2, ρ1 + ρ2, φ) where the vertex/arc conditions φ
are defined as
∀z ∈ V1 ∪ V2 ∪ E1 ∪ E2, φ(z) df= ρ1ρ2φ1(z) + ρ1ρ2φ2(z)
Addition is denoted using the standard notation H = H1+H2.
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(c) H1 +H2
Figure 7. Graph addition
Theorem 1: Pair (W, +) is a commutative semigroup [9],
i.e. set of well-formed graphs W is closed under addition +,
which is an associative and commutative operation [10].
Corollary 1: When adding more than two graphs the re-
dundant brackets can be omitted without any ambiguity:
H1 +H2 +H3.
In the same way as graphs H1 and H2 are considered to
be specifications of certain behavioural scenarios over event
domains V1 and V2, graph H1 + H2 is considered to be
specification of the scenarios from both the graphs over the
joint event domain V = V1∪V2. This is formally stated in the
following theorem.
Theorem 2: If H1 and H2 are well-formed graphs that are
not in conflict then P(H1 +H2) = P(H1)∪P(H2) [10], i.e.
graph H1 +H2 contains partial orders from both H1 and H2,
preserving their encodings.
Consider an example of addition in Fig. 7. Each of graphs
H1 and H2 specifies a single scenario. The graphs are not in
conflict (ρ1ρ2 = xx = 0), the result of their addition H1 +H2
is shown in Fig. 7(c). It contains both of the scenarios (as was
demonstrated in Fig. 4). Another example of graph addition
is shown in Fig. 8.
C. Scalar multiplication
Graph H(V, E, X, ρ, φ) can be multiplied by a Boolean
function f ∈ F(Y ) (which in our context can be called
scalar). The resultant graph is H ′(V, E, X ∪ Y, fρ, φ).
The standard notation will be used for scalar multiplication:
H ′ = fH .
Theorem 3: For every Boolean function f and well-formed
graph H , graph H ′ = fH is also well-formed and P(H ′) ⊆
P(H) [10].
A linear combination of n ≥ 1 graphs H1, H2, ..., Hn and
scalars f1, f2, ..., fn is∑
1≤k≤n
fkHk = f1H1 + f2H2 + ...+ fnHn
Note that any linear combination of well-formed graphs is
also well-formed due to the closure of addition and scalar
multiplication operations over W (Theorems 1 and 3).
Fig. 8 shows linear combination H = f1H1 + f2H2 of
graphs (H1, H2) w.r.t. scalars (f1, f2).
IV. CPOG SYNTHESIS
The previous section showed that a CPOG can contain
several partial orders in a compressed form and thus can be
used to specify a system with several behavioural scenarios.
[11] showed how to synthesise a compact CPOG system
specification given its description as a set of partial orders
corresponding to different scenarios in the modelled system.
Formally, let {P1, P2, ..., Pn} be the set of n gi-
ven partial orders. The objective is to synthesise CPOG
H(V, E, X, ρ, φ) such that
P(H) = {P1, P2, ..., Pn} (1)
The idea behind the synthesis approach presented in [11] is
to represent H as the following linear combination of complete
projections Hk = dg−1(po−1 Pk):
H = f1H1 + f2H2 + ...+ fnHn =
∑
1≤k≤n
fkHk (2)
where encoding functions fk ∈ F(X) are orthogonal i.e.
fjfk = 0, 1 ≤ j < k ≤ n and are not contradictions: fk 6=
0, 1 ≤ k ≤ n. According to Theorems 2 and 3 this guarantees
that P(H) = P(H1)∪P(H2)∪ ...∪P(Hn) = {P1}∪{P2}∪
... ∪ {Pn}. Thus, (2) satisfies the synthesis requirement (1).
Control signals X and functions fk can be selected in
different ways depending on the chosen encoding scheme. The
following three encoding schemes will be used for synthesis
of phase encoding senders in this paper.
A. One hot encoding scheme
In this scheme n control signals X = {x1, x2, ..., xn} are
used to select a particular scenario. Functions fk are set to
fk = xk
∧
1≤j≤n
j 6=k
xj
establishing one hot encodings of the scenarios: P1 is
encoded as (x1, x2, x3, ...) = (1, 0, 0, ...), P2 — as
(x1, x2, x3, ...) = (0, 1, 0, ...) etc.
Fig. 8 shows an example of synthesis of a CPOG containing
partial orders P1 = {a ≺ b} and P2 = {b ≺ a}. The
control signals set is {x1, x2} and the encoding functions
=+
a: x1x2_ x1x2_+
b:x1x2_ x1x2_+
x1x2_ x1x2_
x1 x2ρ(   ,    )= x1x2_ x1x2_+
x1x2_
b
a
x1x2_
b
a
f1 H1 + f2 H2 = H
Figure 8. One hot CPOG synthesis
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are f1 = x1x2 and f2 = x1x2. The result H = f1H2 + f2H2
contains both partial orders as projections H|x1=1, x2=0 and
H|x1=0, x2=1. It is possible to optimise it reducing the literal
count from 16 to 4 using the methods presented in [11]:
a: x1x2_ x1x2_+
b:x1x2_ x1x2_+
x1x2_ x1x2_
x1 x2ρ(   ,    )= x1x2_ x1x2_+
~
x1 x2ρ(   ,    ) = x1 x2+
x1 x2
a
b
(3)
One hot scheme provides a simple and intuitive way of
encoding partial orders but it is inefficient because of the large
size of control signals set: |X| = n. It is not practical for
synthesis of CPOGs containing large number of projections.
In this work it was used for synthesis of controllers with up
to 5! = 120 different behavioural scenarios (one hot phase
encoding senders, Section VI).
B. Binary encoding scheme
In binary scheme only m = dlog2 ne control variables X =
{x1, x2, ..., xm} are used to encode n given scenarios which
is the theoretical minimum. Let bjk denote j-th bit of integer
number k. Then we can define encoding functions fk as:
fk =
m∧
j=1
(xj ⇔ bj(k−1))
For example, if n = 3 we get f1 = (x1 ⇔ 0)(x2 ⇔ 0) =
x1 x2, f2 = (x1 ⇔ 1)(x2 ⇔ 0) = x1x2 and f3 = (x1 ⇔
0)(x2 ⇔ 1) = x1x2 resulting in a natural binary encodings
of the three partial orders: ψ1 = (0, 0), ψ2 = (1, 0) and
ψ3 = (0, 1).
Application of the binary encoding scheme to synthesis of
a CPOG containing partial orders P1 = {a ≺ b} and P2 =
{b ≺ a} leads to a very compact (only 2 literals) specification:
=+x_
b
a
x
b
a a
b
x_ x
ρ(x)=1 
Observe the difference between this result and the optimised
version of the one hot solution (3). As one can see the selected
encoding scheme does not affect the structure of the optimised
CPOG. However, it affects the complexity of the functions and
the size of the physical controller implementation.
C. Matrix encoding scheme
The size of the control signals set in this scheme does not
depend on the number of scenarios. It depends only on the
number of different events in the system — |V |. In particular,
control variables form control matrix X = {xjk, j =
1...|V |, k = 1...|V |}. Control matrix has enough information
capacity to describe any partial order P (V ′, ≺) on a subset
V ′ ⊆ {e1, e2, ..., e|V |} of |V | events:
ψ(xjk)
j 6=k
=
{
1 if (ej ∈V ′) ∧ (ek∈V ′) ∧ (ej≺ek)
0 otherwise
ψ(xkk) =
{
1 if (ek /∈ V ′)
0 otherwise
(4)
Instead of direct application of this encoding scheme to (2)
we can use a generic solution with its subsequent optimisation
taking into account the given scenarios. Generic solutions for
systems with two and three events are given below:
x12 x21
a:x11_
b:x22_
a:x11_
b:x22_
c: x33_
x12 x 21
x31
x13
x32
x23
For example, using (4) to encode partial orders P1 = {a ≺
b} and P2 = {b ≺ a} gives us these encoding matrices:
ψ1,2 =
(
x11 x12
x21 x22
)
: ψ1 =
(
0 1
0 0
)
, ψ2 =
(
0 0
1 0
)
Diagonal elements xkk are constant zeros, and in this case
the generic matrix graph can be reduced to one hot solution
(up to control variables renaming – see (3)):
~x12 x21
a:x11_
b:x22_
a
b
x12 x21
Matrix encoding scheme is general in the sense that it can be
used to encode any possible behavioural scenario of a system
with n events in a reasonably compact and intuitive way. It is
a trade-off between one hot encoding which is straightforward
but inefficient in terms of the number of control signals and
binary encoding which has the least possible number of control
signals but more complicated encoding functions which are not
affordable in some cases as will be demonstrated later. The
efficiency of matrix encoding scheme allowed us to specify
and synthesise phase encoding controllers for up to 10 wires
having 10! = 3628800 different behavioural scenarios.
V. PHASE ENCODING REPEATER
The first multiple rail phase encoding circuit that we are
going to synthesise is a phase encoding repeater [4] – a circuit
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Figure 9. Phase encoding repeater circuitry
able to regenerate the deteriorating phase difference between
signals in the phase encoding communication channel.
A phase encoding repeater consists of two functional parts:
a receiver (a phase detector, which determines the order of the
incoming transitions) and a sender (a phase encoder generating
a series of transitions in the order they were received) as shown
in Fig. 9. It should be noted that we assume here that the phase
encoded symbols arriving via the communication channel to
the repeater are correct, i.e. all transitions are ordered with
appropriate time slot condition. The issues of error behaviour
and noise tolerance have been addressed in [4].
A. Phase detector
Phase detector for an n-wire communication channel
consists of
(
n
2
)
mutual-exclusion (mutex) elements [4]: each
for every pair of wires. A possible implementation of a mutex
is shown in Fig. 10(a): it consists of a pair of cross-coupled
NAND gates (an SR-latch) and a simple metastability filter
constructed from two inverters. To determine the order of n
transitions it is possible to compare their arrival times pairwise
(see Fig. 10(b) for an example of 3-wire phase detector).
a
b
a < b
b < a
a
b
a < b
b < a
(a) Mutual exclusion
a
b
c
a < b
b < a
a < c
c < a
b < c
c < b
(b) 3-wire phase detector
Figure 10. Phase detection
The result of phase detection can be seen as a control matrix
(4) with zero diagonal elements. Therefore the subsequent
phase encoder should be synthesised using the matrix encoding
scheme to avoid additional encoding conversion circuitry.
B. Matrix phase encoder
Given control matrix X = {xjk, j = 1...n, k = 1...n, j 6=
k} containing pairwise comparisons of arrival times of n
transitions, matrix phase encoder should generate n output
transitions in the specified order.
The control matrix X coming from the phase detector has n!
different possible value assignments ψk : X → {0, 1}, k =
1...n!, each of them corresponding to a particular scenario.
CPOG H(V, E, X, ρ, φ) containing all of them as its
projections has the following generic description:
V = {ej , j = 1...n}
E = {(ej , ek), j = 1...n, k = 1...n, j 6= k}
X = {xjk, j = 1...n, k = 1...n, j 6= k}
ρ =
∧
1≤j<k≤n
xjk ⊕ xkj
∧
1≤i,j,k≤n
i6=j, i6=k, j 6=k
xijxjk ⇒ xik
φ(ej) = 1, j = 1...n
φ((ej , ek)) = xjk, j = 1...n, k = 1...n, j 6= k
(5)
The complexity C(H) of this graph is dominated by the
restriction function ρ which has a cubic size w.r.t. the number
of wires n: C(ρ) = Θ(n3). It restricts the operational domain
of the graph to n! assignments corresponding to n! different
total orders [9]. Total order is a special case of partial order
P (V, ≺) such that (a ≺ b) ⇔ ¬(b ≺ a) i.e. every pair of
elements in V is ordered (this is equivalent to the condition
of all the mutexes being resolved).
Example of a CPOG specification of 3-wire matrix phase
encoder based on (5) is shown below:
e1
x12 x 21
x31
x13
x32
x23
e2
e3
Having synthesised the CPOG we can derive Boolean equa-
tions for physical controller implementation. The controller
should have n2 − n inputs X = {xjk, 1 ≤ j, k ≤ n, j 6= k}
and n outputs T = {t1, t2, ..., tn}. Output transition tk
is enabled to fire if all the preceding (w.r.t. the partial order
specified by control matrix X) transitions have already fired:
tk = φ(ek) ·
∧
1≤j≤n
j 6=k
(φ(ej) · φ((ej , ek))⇒ tj) (6)
(Here a ⇒ b stands for Boolean implication indicating
’b if a’ relation. It shouldn’t be mixed with Boolean equi-
valence a⇔ b or ’b if and only if a’ relation [2].)
This generic equation can be simplified taking into account
the particular CPOG specification (5):
tk =
∧
1≤j≤n
j 6=k
(xjk ⇒ tj) =
∧
1≤j≤n
j 6=k
(xjk + tj)
Another optimisation opportunity is to exploit the fact that
the control matrix X specifies a total order. In our case it
means that xjk = xkj :
tk =
∧
1≤j≤n
j 6=k
(xkj + tj)
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As the phase encoder should maintain a certain time sepa-
ration ∆ between the generated transitions it is necessary to
modify the above equation to take this fact into account:
tk =
∧
1≤j≤n
j 6=k
(xkj + t∆j )
where t∆j represents signal tj delayed for ∆ time units. For
the purpose of resetting the controller into the initial state after
generating the desired sequence of transitions we should also
add control signal go that would serve as an initiating and
resetting signal:
tk = go ·
∧
1≤j≤n
j 6=k
(xkj + t∆j ) (7)
The gate-level implementation of the controller specified
with equation (7) is shown in Fig. 11.
delay elementsgo
x12x13
x21x23
x31x32
t1
t2
t3
Figure 11. 3-wire matrix phase encoder
The implementation of phase encoding repeater consisting
of phase detector and phase encoder is shown in Fig. 12.
Signal go can be generated in a number of ways depending
on whether the repeater should be early-propagative or not as
well as on several other criteria which are out of the scope of
this paper and are discussed in details in [4].
VI. ONE HOT PHASE ENCODER
One hot encoding can be used to specify the order of
signal transitions for small values of n (for large values of
n the method is inappropriate because it needs n! wires).
To send data presented in one hot encoding it is possible
to convert it first into matrix form using one hot code to
matrix converter and then to send the result using matrix phase
encoder. Alternatively, to avoid unnecessary conversions it is
possible to send one hot data directly using one hot phase
encoder as shown in Fig. 13.
Phase encoding
channel
One hot to
matrix
converterOne hot
encoding One hot
phase
encoder
Matrix
phase
encoder
Order
matrix
2n 2nn!
n! n
n
Figure 13. One hot phase encoder circuitry
a
b
c
a
b
c
go
Figure 12. 3-wire phase encoding repeater
All the n! different scenarios of n output wire transitions can
be specified with n! partial orders P = {P1, P2, ..., Pn!}. It
is possible to synthesise a CPOG containing all of them using
one hot encoding scheme (Section IV-A). For example, there
are 6 control signals X = {x1, x2, x3, x4, x5, x6} and 6
partial orders corresponding to the possible permutations of
output transitions T = {a, b, c} for the case of n = 3 wires:
# permutation one hot encoding partial order
1 (a, b, c) ψ1 = (1, 0, 0, 0, 0, 0)
a b c
2 (a, c, b) ψ2 = (0, 1, 0, 0, 0, 0)
a bc
3 (b, a, c) ψ3 = (0, 0, 1, 0, 0, 0)
ab c
4 (b, c, a) ψ4 = (0, 0, 0, 1, 0, 0)
ab c
5 (c, a, b) ψ5 = (0, 0, 0, 0, 1, 0)
a bc
6 (c, b, a) ψ6 = (0, 0, 0, 0, 0, 1)
abc
The synthesised CPOG is shown below (to the left); it is
possible to simplify it into a slightly smaller CPOG using the
transitive conditions reduction [11] (to the right):
x 1a
b
c
+x 2+
x 5
x 3+x 4
+x 6
x1+ x3+ x4
x2+ x5+ x6x1+x2+x3
x4+x5+x6
~ x 1
a
b
c
+x 5
x 3+x 6
x1+x4x2+x6x2+x3
x4+x5
The final gate-level implementation of the 3-wire one hot
phase encoder specified with the obtained optimal CPOG is
shown in Fig. 14.
VII. BINARY PHASE ENCODER
Binary encoding is traditionally used for data transmission.
To send a binary encoded symbol it is possible to convert it
first into matrix form using a binary code to matrix converter
and then to send the result using matrix phase encoder. To
avoid unnecessary conversion we can synthesise customised
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Figure 14. 3-wire one hot phase encoder
binary phase encoder using the same principle as in the
previous section for one hot encoding (cf. Fig. 13).
The CPOG synthesis process is the same as for one hot
phase encoding with the only exception that the binary enco-
ding scheme is used (see Section IV-B). For the case of 3-wire
binary phase encoder, the following set of Boolean equations
for output signals T = {a, b, c} is eventually derived:

a = ((x1x2x3 + x1x2x3)⇒b∆)((x1x2x3 + x1x2 x3)⇒c∆)
b = ((x1 x2 x3 + x1x2 x3)⇒a∆)((x1 x2x3 + x1x2x3)⇒c∆)
c = ((x1 x2x3 + x1x2x3)⇒a∆)((x1 x2 x3 + x1x2x3)⇒b∆)
Taking into account the binary assignment set
{000, 001, 010, 011, 100, 101} the above equations
can be simplified (e.g. by using ESPRESSO [15] logic
minimisation tool) into
a = x1 x2 + b∆c∆ + x3(b∆ + c∆)
b = x2 + x3a∆ + x3c∆
c = x1 + a∆b∆ + x3(a∆ + b∆)
These resultant equations can now be mapped to gates
to produce the physical implementation of the controller as
shown in Fig. 15 (go is added for start/reset purposes).
VIII. SPEED-INDEPENDENT SYNTHESIS
The presented method of synthesis produces a set of Boo-
lean equations as a result. In general it is not always possible
to implement a large function using a single complex gate:
libraries are often limited to 2- and 3-input elementary logic
gates due to the technological constraints. This brings us to one
of the key problems of circuit synthesis — the logic decompo-
sition [3] of a given complex gate into an equivalent network
of library gates satisfying certain correctness requirements.
These requirements may vary depending on the target class of
the controller being synthesised. For example, the controllers
presented in Sections VI - VII are not speed-independent and
operate correctly only under the timing assumptions imposed
on control signals X and request signal go allowing a simpler
decomposition technique to be used. However, the presented
x1
x3
x2
go
a
b
c
Figure 15. 3-wire binary phase encoder
CPOG based methodology can also be used for synthesis of
speed-independent controllers, provided that special care is
taken while mapping the resultant Boolean equations into the
gate netlist (see [3] for a thorough analysis of this problem
arising in a similar context of STG based logic synthesis).
The speed-independent synthesis can be demonstrated on 3-
wire one hot phase encoder from Section VI. The controller in-
terface should be changed in order to establish a proper speed-
independent communication protocol between the controller
and the environment. Signal go is not needed anymore (the
start and reset functions are delegated to one hot control si-
gnals x1...x6). Instead a new signal done should be introduced
to prompt the environment that the controller has sent the
phase encoded data and is ready for the next symbol. The
delay elements should also be moved outside of the controller
and become part of the environment. The implementation of
the controller is shown in Fig. 16 (the controller is separated
from the environment with a dotted line). The complex gates
generating the output signals are decomposed into 2- and 3-
input logic gates with a subsequent negative logic optimisation.
The delayed output transitions are synchronised with a C-
element to produce signal done. The circuit is formally
verified for the compliance with the environment interface and
the absence of hazards using WORKCRAFT [14] framework.
In the general case a speed-independent controller has to
issue signal done only after all the internal gates have switched
and the communication with the environment has finished.
Similarly, during the reset phase as soon as all the gates and
external handshakes have been reset to the initial states the
falling transition of signal done enables the environment to
initiate the next working cycle. So, the role of signal done
is equivalent to that of completion detection [8] signal in
asynchronous data path, which informs the control path about
the completion of computation within the combinational logic.
IX. BENCHMARKS AND CONCLUSIONS
The paper presents a CPOG model based approach for spe-
cification and synthesis applied to phase encoding circuits for
different number of wires and source encodings. Table II sum-
marises the obtained results. The leftmost four columns specify
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Figure 16. 3-wire one hot phase encoder (a speed-independent solution)
a particular synthesis problem while the last two columns
describe the solution size (in the number of literals, which
closely correlates with area of the decomposed gate-level
implementation) and the total synthesis time (which mostly
consists of logic minimisation performed by ESPRESSO [15]).
The largest synthesis instance among the presented is 5-
wire one hot phase encoder: it took almost 3 minutes to
synthesise. This can be explained by the fact that the controller
has 5! = 120 one hot control signals blowing out the optimi-
sation search space. It is also reflected in the huge physical
implementation size making the controller hardly practical.
The most efficient controllers are synthesised using the
matrix encoding scheme (Subsection IV-C). The specification
and implementation sizes grow cubically w.r.t. the number
of wires, even though the number of controller’s behaviou-
ral scenarios grows exponentially. Synthesis times are non-
measurable because the obtained CPOGs do not require any
logical optimisation. This presents a practical justification of
theoretical claims of CPOG model efficiency [11].
The family of binary phase encoders occupies the middle-
ground: controller sizes and synthesis times grow linearly
w.r.t. the number of scenarios (the number of different phase
encoded symbols). Existence of a generic binary solution
whose size grows polynomially w.r.t. the number of wires is
still an open question for future research.
The benchmarks demonstrate that the presented generic
solutions are more scalable than the previously published.
Another advantage of the proposed methodology is an oppor-
tunity to improve the robustness of the solution by its speed-
Table II
SYNTHESISED PHASE ENCODING CONTROLLERS
Circuit # output # data # control # literals synthesis
family wires symbols signals in solution time
One hot 3 6 6 21/27∗ <10 ms
phase 4 24 24 160 220 ms
encoders 5 120 120 1225 160 s
Binary 3 6 3 21 <10 ms
phase 4 24 5 107 20 ms
encoders 5 120 7 477 420 ms
3 6 3 15 <10 ms
Matrix 4 24 6 28 <10 ms
phase 5 120 10 45 <10 ms
encoders 6 720 15 66 <10 ms
7 5040 21 91 <10 ms
∗ refers to the speed-independent decomposition (Section VIII)
independent decomposition at the expense of the resultant
controller area.
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